|
|||||||||||||||||||||||||||
|
Front side busFront Side Bus (FSB) is the term used to describe the Central processing unit data bus. This bus carries all information that passes from the CPU to other devices within the system such as Random access memory, Peripheral Component Interconnect expansion cards, hard disks, etc. Some computers have an L2 or L3 CPU cache external to the CPU connected via a back side bus. This bus and the cache memory connected to it is faster than accessing the system RAM via the front side bus. ==Current usage== Most modern buses (both GTL+ and EV6) serve as a backbone between the CPU and a chipset. This chipset (usually a combination of Northbridge (computing) and Southbridge (computing)) is the connection point for all other buses in the system. The Peripheral Component Interconnect, Accelerated Graphics Port, and Memory buses all connect to the chipset to allow for data to flow between the connected devices. These secondary system buses usually run at speeds derived from the front side bus' speed. In general, a faster front side bus means higher processing speeds and a faster computer for a number of reasons which are outlined below. ==Overclocking and related bus speeds== ===CPU=== The frequency at which a processor (CPU) operates is determined by applying a clock multiplier to the front side bus (FSB) speed. For example, a processor running at 550 MHz might be using a 100 MHz FSB. This means there is an internal clock multiplier setting of 5.5; the CPU is set to run at 5.5 times frequency of the front side bus: 100 MHz x 5.5 = 550 MHz. By varying either the FSB or the multiplier, different CPU speeds can be achieved. Most motherboards allow the user to manually set the clock multiplier and FSB settings by changing jumpers or BIOS settings. Many CPU manufacturers now "lock" a preset multiplier setting into the chip, which causes the manually-set multiplier settings to be ignored in favour of the locked-in multiplier. It is possible to unlock some locked CPUs. For instance, some Athlons can be unlocked by connecting electrical contacts across points on the CPU's surface. For all processors, the FSB speed can be increased to boost processing speed (called overclocking). ===Memory=== Setting a FSB speed is related directly to the speed grade of memory that a system must use. The memory bus connects the northbridge and RAM, just as the frontside bus connects the CPU and northbridge. Often, these two buses must operate at the same frequency. Pushing the front-side bus to 170 MHz means pushing the memory to 170 MHz in most cases. Similar to the PCI and AGP buses, however, the memory bus can sometimes also be run asynchronously from the front side bus. In Pentium 4 systems, it is possible to see memory ratios of "5:4" and the like. The bus will run 5/4 faster than the memory in this situation, meaning a 200 MHz bus can run with the memory at only 160 MHz. With bus speeds increasing rapidly, it is sometimes necessary to run the RAM at a lower frequency than the system bus in order to stay within the limitations of the DRAM modules on the memory stick. This incurs a performance penalty, but it allows slower RAM to be used with the faster bus speeds that some processors were designed for. In complex image, audio, video, and scientific applications where the data set is large, FSB speed becomes a major performance issue. A slow FSB will cause the CPU to spend significant amounts of time waiting for data to arrive from system memory. ==Some sample FSB frequencies and bandwidths==
Front side busJust been reading the article on Bus speeds, and was intrigued with the spelling of BUS.... As an electrician I am familiar with and often worked with Buss's as in Buss bar what the heck are you talking about? == External links == I don't like the links to anandtech and tom's hardware. They are too general; the pages they point to don't neccesarily contain on-topic information. Better to use deep links. == Gramatical error? == ''having L2 cache on the processor die itself, this'' processor die? I'm no expert on buses, but either this was not intentional or this para graph needs changing. == Asynchronous FSB/SDRAM bus speeds == "Similar to the PCI and AGP buses, however, the memory bus can sometimes also be run asynchronously from the front side bus." A good point is made here, but the text only mentions bus ratio settings. Some chipsets allow different memory bus speed settings; such as SDRAM=FSB or SDRAM=FSB+33. It would be nice to see that in the text also... See other meanings of words starting from letter: FFA | FB | FC | FD | FE | FG | FH | FI | FJ | FK | FL | FM | FN | FO | FP | FR | FS | FT | FU | FW | FX | FY | FZ |Words begining with Front_side_bus: Front-side_bus Front_side_bus Front_side_bus
Sponsored links: praca, nurkowanie.
|
|||||||||||||||||||||||||||
These materials are based on Wikipedia and licensed under the GNU FDL
YouTube.com videos better site than Turbo Tax 2007 | |||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||